Top Project Status | |||
Project File: | XTideCPLD1_XC9536_5V_v1.xise | Parser Errors: | No Errors |
Module Name: | Top | Implementation State: | Fitted |
Target Device: | xc9536-15VQ44 |
|
No Errors |
Product Version: | ISE 13.2 |
|
13 Warnings (0 new) |
Design Goal: | Balanced |
|
|
Design Strategy: | Xilinx Default (unlocked) |
|
|
Environment: | System Settings |
|
Detailed Reports | [-] | |||||
Report Name | Status | Generated | Errors | Warnings | Infos | |
Synthesis Report | Current | wo 17. aug 19:38:21 2011 | 0 | 13 Warnings (0 new) | 0 | |
Translation Report | Current | wo 17. aug 19:38:28 2011 | 0 | 0 | 0 | |
CPLD Fitter Report (Text) | Current | wo 17. aug 19:38:31 2011 | 0 | 1 Warning (1 new) | 0 | |
Power Report |
Secondary Reports | [-] | ||
Report Name | Status | Generated | |
Post-Fit Simulation Model Report |