Interesting 6502 FPGA implementation

For topics which do not fit in other specific forums.
User avatar
Chris23235
Top Contributor
Posts: 841
Joined: Sun May 24, 2020 8:45 pm
Has thanked: 106 times
Been thanked: 167 times

Interesting 6502 FPGA implementation

Unread post by Chris23235 »

This has nothing to do with the MiSTer, but it is interesting nonetheless

There is a 6502 FPGA implementation that comes in a pin compatible format so that can be used instead of a regular 40 pin 6502.

http://www.e-basteln.de/computing/65f02/65f02/

This implementation uses a Spartan FPGA and utilises the 64 KB Block-RAM of the FPGA. The CPU works at 100 MHz and as the RAM is inside the FPGA the CPU communicates with the RAM at full speed. In theory it is possible to put this "chip" in a normal 6502 socket and get it work. This already works for some machines (mostly chess computers and Apple and some Commodore machines). With further adjustments it would be possible to get this thing work also on other 6502 based computers.

Maybe this is interesting for some other users. Until today I wasn't aware of this project.
Post Reply